Introduction
Ge is of great interest as a candidate channel material for future CMOS devices due to its higher intrinsic carrier mobility. To realize Ge-CMOS technology, one of the most challenging issues is formation of a good high-k gate stack, and both thin EOT less than 1.0 nm and low D it less than 1×10 11 cm −2 eV −1 are mandatory. Recent studies on high-k/Ge gate stacks have rapidly progressed. For an example, the gate stacks fabricated using an ECR plasma postoxidation through a thin Al 2 O 3 showed a EOT of approximately 1.0 nm and a D it of lower than 1×10 11 cm −2 eV −1 near the midgap. 1) Our group has proposed a method for electrical passivation of a Ge surface by an ultrathin SiO 2 /GeO 2 bilayer and achieved high-quality interface with a D it of 1×10 11 cm -2 eV -1 near the midgap. 2, 3) By using this bilayer passivation (BLP), we fabricated n-and p-MOSFETs on Ge (100) substrates and demonstrated the high electron and hole mobilities of 1097 and 376 cm 2 V -1 s -1 , respectively.
4)
However, EOT of the SiO 2 gate stack used in the MOSFET fabrication was approximately 50 nm, although EOT of GeO 2 interlayer (IL) was less than 2 nm. In order to enhance the current drivability, EOT should be decreased. In this study, we fabricated ZrSiO/Ge high-k gate stack with GeO 2 IL and ZrGeO IL. The structural and electrical properties of these gate stacks are presented.
Experimental Procedure and Structural Analysis
A p-type (100) Ge with a resistivity of 0.2 Ωcm was used. Fabrication process flow for high-k gate stack with GeO 2 IL is shown in Fig. 1 . First, sacrificial oxidation was done at 450°C for 30 min by dry oxidation, followed by loading in a physical vapor deposition (PVD) camber for BLP. After volatilization of GeO 2 by vacuum annealing, a 0.5 nm-thick SiO 2 was deposited on the Ge surface at 350°C using magnetron sputtering from a SiO 2 target without the addition of O 2 . Then, postdeposition oxidation (PDO) was done at 450°C for 10 min in dry O 2 . It was confirmed from XPS that a GeO 2 layer grows during PDO, as shown in Fig. 2 . Furthermore, the cross sectional TEM analysis suggested that the GeO 2 thickness was 0.5 nm. On the sample with 0.5 nm-thick SiO 2 /0.5 nm-GeO 2 /Ge structure, 2 nm-thick Zr film was deposited using magnetron sputtering at room temperature (RT), followed by the deposition of 0.45 nm-thick SiO 2 with the addition of O 2 . The XPS results of samples before and after the SiO 2 /Zr depositions are shown in Fig. 3 , indicating that the Si 2p core level of a sample with the SiO 2 /Zr depositions shifted by 1.0 eV to lower binding energy relative to SiO 2 . This implies that Zr reacts with SiO 2 during the sputter depositions, resulting in the formation of Zr silicate (ZrSiO). 5) After the depositions, PDA was performed at 550°C for 30 min in N 2 . Then, Al/TiN metal-gate process in Ref. 3 was done, which were the deposition of a TiN film, PMA at 450°C for 20 min, the evaporation of Al, the electrode patterning with an area of 2.25×10 -4 cm 2 , and the contact annealing at 350°C for 10 min. E x t e n d e d A b s t r a c t s o f t h e 2 0 1 2 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , K y o t o , 2 0 1 2 , p p 1 2 -1 3   P S -1 -3 The fabrication of high-k gate stack with ZrGeO IL is simple. A 2 nm-thick Zr film was directly deposited on Ge surface at RT using sputtering. It was confirmed from TEM and EDX analyses that Zr reacts with Ge, resulting in the formation of Zr germanide (ZrGe) during the sputtering, as shown in Fig. 4 . The TEM analysis showed the thickness of ZrGe layer was approximately 2 nm. Then, 0.7 nm-thick SiO 2 film was deposited with the addition of O 2 at RT, and PDA was done at 500°C for 30 min in N 2 . Finally, Al/TiN metal-gate process was performed.
Results and Discussion
Figure 5 (a) shows the C-V G characteristics for high-k gate stack with GeO 2 IL. The EOT, hysteresis (HT), flat band voltage (V fb ), and leakage current density (J leak ) at V fb -1 V are summarized in Table 1 . The EOT of 1.6 nm is in good agreement with the estimation value (1.6 nm) using the permittivities and thicknesses of ZrSiO and GeO 2 layers (12 and 5.7, 4.0 and 0.5 nm). The J leak was 5×10 -4 Acm -2 , which is 4 orders of magnitude lower than that of SiO 2 with the same EOT. The energy distribution of D it is plotted in Fig. 5(b) , which was measured using DLTS. The D it distribution is similar to that of GeO 2 /Ge, 6) implying that GeO 2 played a role of IL. Thus, a capacitor with an EOT of 1.6 nm and a D it of 3×10 11 cm −2 eV −1 near the midgap could be successfully fabricated. However, EOT is still thick to satisfy the requirement of high-k gate stack. We chose ZrGeO as an alternative high-k IL. Figure 6 (a) show the C-V G characteristics for high-k gate stack with ZrGeO IL. The EOT, HT, V fb , and J leak at V fb -1 V are summarized in Table 1 . An EOT of 0.99 nm could be achieved, which maybe originated from an increase in ZrSiO permittivity due to a decrease in Si content and higher permittivity of ZrGeO IL. The J leak was as low as 2×10 -1 Acm -2 for an EOT of 0.99 nm, which is 4 orders of magnitude lower than that of SiO 2 . Thus, the high-k gate stack fabricated in this study is a candidate as a gate stack towards embodying EOT less than 1.0 nm. Furthermore, the well-behaved C-V G curve means that ZrGeO played a role of IL. The energy distribution of D it is plotted in Fig.  6(b) . The D it near the midgap is higher than that with GeO 2 , but the D it near the valence band is comparable. Considering an extremely low EOT of around 0.5 nm needed for future CMOS, IL should be composed by high-k materials. Although the D it is still high, further decrease in D it would be possible by combining the present gate stack fabrication technique with the strict surface cleaning technique.
Conclusion
We fabricated ZrSiO/Ge gate stacks with two kinds of IL, which were ultrathin GeO 2 
